

Digital Design with Programmable Logic

16-bit Pseudorandom Number Generator

Mya Anderson

Brief Summary

A description of what you did in the lab and what steps were followed

Lab 2 consisted of creating a clock divider (`clock_divider.vg`) module to slow down a 100MHz clock, creating a Galois LFSR-based PRNG module (`lfsr.vg`), and combining these to create a 16-bit pseudo-random number generator. Along with these modules, testbenches were created to test functionality before implementing onto the Boolean Board FPGA.

Then to implement the design on an FPGA, a top module was created, and the output drives a 7-segment display which displays the hex characters corresponding to the 16-bit pseudo-random number.

Discussion of Results

1) What were the test cases you used and discuss why you chose the set of test cases, what changes did you do to test the basic LFSR (without 7-seg)?

- The test cases I used for the basic LFSR was using a seed of 1 and seeing the shifted output of the PRNG where the taps were placed. This allows for the verification of an expected value

2) If you had to modify your design to meet your design, discuss what methodology you followed, etc. (i.e. to add the 7-seg display)

N/A

Reports

Simulation waveforms (behavioral) showing all the test cases used above. (w/o 7-seg)




Figure 1: Clock divider Testbench showing a divider of a 100MHz clock to a 1MHz clock.



Figure 2: LFSR Testbench with seed of 1




Figure 3: PRNG Testbench For a initial PRNG seed of 0000_0000_1100_0000

Elaboarated Design Schematic




Figure 4: Elaborated Design Schematic

Synthesized Schematics



Figure 5: LFSR Synthesized design (w/o 7 seg)




Figure 6: Clock Divider Synthesized design (w/o 7 seg)

Timing report (w/o 7-seg)

191	Max Delay Paths
192	-----
193	Slack (MET) : 5.924ns (required time - arrival time)
194	Source: clk_div1Hz/counts_reg[15]/C
195	(rising edge-triggered cell FDRE clocked by isClk {rise@0.000ns fall@5.000ns period=10.000ns})
196	Destination: clk_div1Hz/counts_reg[20]/R
197	(rising edge-triggered cell FDRE clocked by isClk {rise@0.000ns fall@5.000ns period=10.000ns})
198	Path Group: isClk
199	Path Type: Setup (Max at Slow Process Corner)
200	Requirement: 10.000ns (isClk rise@10.000ns - isClk rise@0.000ns)
201	Data Path Delay: 3.476ns (logic 0.704ns (20.251%) route 2.772ns (79.749%))
202	Logic Levels: 2 (LUT5=1 LUT6=1)
203	Clock Path Skew: -0.136ns (DCD - SCD + CPR)
204	Destination Clock Delay (DCD): 4.779ns = (14.779 - 10.000)
205	Source Clock Delay (SCD): 5.093ns
206	Clock Pessimism Removal (CPR): 0.179ns
207	Clock Uncertainty: 0.035ns ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
208	Total System Jitter (TSJ): 0.071ns
209	Total Input Jitter (TIJ): 0.000ns
210	Discrete Jitter (DJ): 0.000ns
211	Phase Error (PE): 0.000ns
212	-----
213	Location Delay type Incr(ns) Path(ns) Netlist Resource(s)
214	-----
215	(clock isClk rise edge) 0.000 0.000 r
216	F14 net (fo=0) 0.000 0.000 r isClk (IN)
217	IBUF (Prop_ibuf_I_0) 1.458 1.458 r isClk
218	F14 net (fo=1, routed) 1.972 3.430 r isClk_IBUF_inst/0
219	IBUF (Prop_ibuf_I_0) 0.096 3.526 r isClk_IBUF
220	BUFGCTRL_X0Y16 BUFG (Prop_bufg_I_0) 1.567 5.093 r isClk_IBUF_BUFG_inst/0
221	net (fo=28, routed) 0.096 5.093 r clk_div1Hz/isClk
222	SLICE_X35Y48 FDRE 0.096 5.093 r clk_div1Hz/counts_reg[15]/C
223	-----
224	SLICE_X35Y48 FDRE (Prop_fdre_C_Q) 0.456 5.549 r clk_div1Hz/counts_reg[15]/Q
225	net (fo=2, routed) 0.833 6.383 r clk_div1Hz/counts_reg[15]
226	SLICE_X34Y49 LUT6 (Prop_lut6_I2_0) 0.124 6.507 r clk_div1Hz/counts[0]_i_5/0
227	net (fo=2, routed) 0.965 7.471 r clk_div1Hz/counts[0]_i_5_n_0
228	SLICE_X34Y46 LUT5 (Prop_lut5_I2_0) 0.124 7.595 r clk_div1Hz/counts[0]_i_1/0
229	net (fo=27, routed) 0.974 8.570 r clk_div1Hz/p_0_in
230	SLICE_X35Y50 FDRE 0.974 8.570 r clk_div1Hz/counts_reg[20]/R
231	-----
232	(clock isClk rise edge) 10.000 10.000 r
233	F14 net (fo=0) 0.000 10.000 r isClk (IN)
234	IBUF (Prop_ibuf_I_0) 1.388 11.388 r isClk
235	F14 net (fo=1, routed) 1.868 13.256 r isClk_IBUF_inst/0
236	IBUF (Prop_ibuf_I_0) 0.091 13.347 r isClk_IBUF
237	BUFGCTRL_X0Y16 BUFG (Prop_bufg_I_0) 1.432 14.779 r isClk_IBUF_BUFG_inst/0
238	net (fo=28, routed) 0.091 14.779 r clk_div1Hz/isClk
239	SLICE_X35Y50 FDRE 0.091 14.779 r clk_div1Hz/counts_reg[20]/C
240	clock pessimism 0.179 14.958
241	clock uncertainty -0.035 14.922
242	SLICE_X35Y50 FDRE (Setup_fdre_C_R) -0.429 14.493 r clk_div1Hz/counts_reg[20]
243	-----
244	required time 14.493
245	arrival time -8.570
246	-----
247	slack 5.924
248	-----
249	-----

Figure 8: Max Delay path with Slack (MET)

Power report (w/o 7-seg)

48	1.1 On-Chip Components
49	-----
50	-----
51	-----
52	-----
53	On-Chip Power (W) Used Available Utilization (%)
54	-----
55	Clocks <0.001 3 --- ---
56	Slice Logic <0.001 96 --- ---
57	LUT as Logic <0.001 17 32600 0.05
58	Register <0.001 60 65200 0.09
59	CARRY4 <0.001 7 8150 0.09
60	BUFG <0.001 1 32 3.13
61	Others 0.000 4 --- ---
62	Signals <0.001 106 --- ---
63	I/O 0.021 34 210 16.19
64	Static Power 0.072 --- ---
65	Total 0.094 --- ---
66	-----
67	-----

Figure 9: Power Utilization Report (w/o 7-seg)

Utilization report: implementation (w/ 7-seg and w/o 7-seg)

227	Report Cell Usage:		
228	+-----+-----+-----+		
229		Cell	Count
230	+-----+-----+-----+		
231	1	BUFG	1
232	2	CARRY4	7
233	3	LUT1	1
234	4	LUT3	14
235	5	LUT4	3
236	6	LUT5	1
237	7	LUT6	5
238	8	FDRE	44
239	9	IBUF	18
240	10	OBUF	16
241	+-----+-----+-----+		

Figure 10: Synthesis Utilization Report Cell Usage (w/o 7 seg)

Summary or Conclusion:

1. Were all design goals met?
 - Yes all the design goals were met, I implemented the 16 bit LFSR based on the example given in Github with taps placed between the right bit locations. Additionally, the design was implemented onto an FPGA, and multiplexing logic was created for the 7-segment displays.
2. What were the difficulties encountered?
 - Doing the multiplexing for the 7 segment display, and the clock_divider.vg module was difficult. Specifically getting the dividing formula and calculations correct.
3. Any improvement you would like to make time permitting? Etc...
 - Not really, I think that learning how to code more efficient would be helpful, however I did make changes to the clock_divider module in the next lab to allow for the input of a value for a desired clock rate.